"Dual-VT 4kb sub-VT memories with <1 pW/bit leakage in 65 nm CMOS."

Oskar Andersson et al. (2013)

Details and statistics

DOI: 10.1109/ESSCIRC.2013.6649106

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics