"Optimization of Reconfiguration-speed Control Bits for an Optically ..."

Minoru Watanabe (2007)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2007-12-14

- no documents available
- export record
  dblp key:
  - conf/ersa/Watanabe07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ersa/Watanabe07
Minoru Watanabe:
Optimization of Reconfiguration-speed Control Bits for an Optically Reconfigurable Gate Array. ERSA 2007: 291-294

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.