"All-digital phase-locked loop in 40 nm CMOS for 5.8 Gbps serial link ..."

Yury Antonov et al. (2015)

Details and statistics

DOI: 10.1109/ECCTD.2015.7300035

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics