"Open-loop all-digital delay line with on-chip calibration via ..."

Yury Antonov et al. (2017)

Details and statistics

DOI: 10.1109/ECCTD.2017.8093344

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04