"Timing- / Power-Optimization for Digital Logic Based on Standard Cells."

Heinrich Theodor Vierhaus, Helmut Rossmann, Silvio Misera (2007)

Details and statistics

DOI: 10.1109/DSD.2007.4341484

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics