Stop the war!
Остановите войну!
for scientists:
default search action
"A Parallel VLSI Architecture for 1-Gb/s, 2048-b, Rate-1/2 Turbo Gallager ..."
Pasquale Ciao, Giulio Colavolpe, Luca Fanucci (2004)
- Pasquale Ciao, Giulio Colavolpe, Luca Fanucci:
A Parallel VLSI Architecture for 1-Gb/s, 2048-b, Rate-1/2 Turbo Gallager Code Decoder. DSD 2004: 174-181
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.