"Experiments on Bridging Fault Analysis and Layout-Level DFT for CMOS Designs."

A. P. Casimiro et al. (1993)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2022-10-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics