"Evaluation time Estimation for Pass Transistor Logic circuits."

P. W. Chandana Prasad et al. (2006)

Details and statistics

DOI: 10.1109/DELTA.2006.47

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24