"Implementation of FPGA-based Accelerator for Deep Neural Networks."

Tsung-Han Tsai, Yuan-Chen Ho, Ming-Hwa Sheu (2019)

> Home

Details and statistics

DOI: 10.1109/DDECS.2019.8724665

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ddecs/TsaiHS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/TsaiHS19
Tsung-Han Tsai, Yuan-Chen Ho, Ming-Hwa Sheu:
Implementation of FPGA-based Accelerator for Deep Neural Networks. DDECS 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.