


default search action
"Virtual Testing Environment for A/D Converters in Verilog-A and Maple ..."
Ondrej Subrt et al. (2008)
- Ondrej Subrt, Petr Struhovský, Pravoslav Martínek, Jirí Hospodka:
Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform. DDECS 2008: 283-286

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.