"Design methodology of configurable high performance packet parser for FPGA."

Viktor Pus, Lukas Kekely, Jan Korenek (2014)

Details and statistics

DOI: 10.1109/DDECS.2014.6868788

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics