![](https://dblp1.uni-trier.de/img/logo.320x120.png)
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for ..."
Gilles Sassatelli et al. (2002)
- Gilles Sassatelli, Lionel Torres, Pascal Benoit, Thierry Gil, Camille Diou
, Gaston Cambon, Jérôme Galy:
Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications. DATE 2002: 553-558
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.