default search action
"Power and Delay Reduction via Simultaneous Logic and Placement ..."
Balakrishna Kumthekar, Fabio Somenzi (2000)
- Balakrishna Kumthekar, Fabio Somenzi:
Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs. DATE 2000: 202-207
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.