"LARS: Logically adaptable retention time STT-RAM cache for embedded systems."

Kyle Kuan, Tosiron Adegbija (2018)

Details and statistics

DOI: 10.23919/DATE.2018.8342053

access: closed

type: Conference or Workshop Paper

metadata version: 2018-04-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics