"A high performance SEU-tolerant latch for nanoscale CMOS technology."

Zhengfeng Huang (2014)

Details and statistics

DOI: 10.7873/DATE.2014.175

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics