"Hierarchical Random Simulation Approach for the Verification of S/390 CMOS ..."

Jörg A. Walter et al. (1997)

> Home

Details and statistics

DOI: 10.1145/266021.266041

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/WalterLDLMKW97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WalterLDLMKW97
Jörg A. Walter, Jens Leenstra, Gerhard Döttling, Bernd Leppla, Hans-Jürgen Münster, Kevin W. Kark, Bruce Wile:
Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors. DAC 1997: 89-94

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.