"Clock tree synthesis with pre-bond testability for 3D stacked IC designs."

Tak-Yung Kim, Taewhan Kim (2010)

Details and statistics

DOI: 10.1145/1837274.1837456

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics