"Sequential equivalence checking of clock-gated circuits."

Yu-Yun Dai, Kei-Yong Khoo, Robert K. Brayton (2015)

Details and statistics

DOI: 10.1145/2744769.2744910

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics