"Non-Scan Design-for-Testability Techniques for Sequential Circuits."

Vivek Chickermane et al. (1993)

Details and statistics

DOI: 10.1145/157485.164686

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics