"An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches."

Masayuki Sato et al. (2017)

Details and statistics

DOI: 10.1109/COOLCHIPS.2017.7946380

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics