"A Design-flow for implementing, validating and evaluating Machine-learning ..."

Jan Cordes, Maher Fakih (2019)

> Home

Details and statistics

DOI: 10.1145/3312614.3312635

access: closed

type: Conference or Workshop Paper

metadata version: 2019-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/coins/CordesF19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/coins/CordesF19
Jan Cordes, Maher Fakih:
A Design-flow for implementing, validating and evaluating Machine-learning Classifiers on FPGAs. COINS 2019: 86-91

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.