"A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS."

Jingcheng Zhuang, Qingjin Du, Tad A. Kwasniewski (2007)

> Home

Details and statistics

DOI: 10.1109/CICC.2007.4405790

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ZhuangDK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ZhuangDK07
Jingcheng Zhuang, Qingjin Du, Tad A. Kwasniewski:
A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS. CICC 2007: 543-546

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.