"A 4-40 Gb/s PAM4 transmitter with output linearity optimization in 65 nm CMOS."

Xuqiang Zheng et al. (2017)

> Home

Details and statistics

DOI: 10.1109/CICC.2017.7993640

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ZhengZLZYWLJW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ZhengZLZYWLJW17
Xuqiang Zheng, Chun Zhang, Fangxu Lv, Feng Zhao, Shigang Yue, Ziqiang Wang, Fule Li, Hanjun Jiang, Zhihua Wang:
A 4-40 Gb/s PAM4 transmitter with output linearity optimization in 65 nm CMOS. CICC 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.