default search action
"An open-loop 10GHz 8-phase clock generator in 65nm CMOS."
Xiaochen Yang, Jin Liu (2011)
- Xiaochen Yang, Jin Liu:
An open-loop 10GHz 8-phase clock generator in 65nm CMOS. CICC 2011: 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.