"A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS."

Jean-Olivier Plouchart et al. (2012)

Details and statistics

DOI: 10.1109/CICC.2012.6330593

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics