"A Digital PLL with 5-Phase Digital PFD for Low Long-term Jitter Clock ..."

Tae-Young Oh et al. (2006)

Details and statistics

DOI: 10.1109/CICC.2006.320966

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics