"Low-power technique for on-chip memory using biased partitioning and ..."

Naoyuki Kawabe, Kimiyoshi Usami (2000)

> Home

Details and statistics

DOI: 10.1109/CICC.2000.852665

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/KawabeU00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KawabeU00
Naoyuki Kawabe, Kimiyoshi Usami:
Low-power technique for on-chip memory using biased partitioning and access concentration. CICC 2000: 275-278

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.