"A 45nm SOI compiled embedded DRAM with random cycle times down to 1.3ns."

Mark Jacunski et al. (2010)

Details and statistics

DOI: 10.1109/CICC.2010.5617634

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics