"A million gate PLD with 622 MHz I/O interface, multiple PLLs and high ..."

Sammy Cheung et al. (2000)

Details and statistics

DOI: 10.1109/CICC.2000.852636

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-10

a service of  Schloss Dagstuhl - Leibniz Center for Informatics