"High voltage tolerant ESD design for analog applications in deep submicron ..."

Chung-Hui Chen et al. (2002)

> Home

Details and statistics

DOI: 10.1109/CICC.2002.1012773

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ChenFTTCC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ChenFTTCC02
Chung-Hui Chen, Yean-Kuen Fang, Chien-Chun Tsai, Shen Tu, Mark K. L. Chen, Mi-Chang Chang:
High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies. CICC 2002: 89-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.