"A fast modular simulator for combinational logic circuits generated by ..."

Daniel M. Cabrita, Walter Godoy Jr., Heitor S. Lopes (2013)

Details and statistics

DOI: 10.1109/CEC.2013.6557908

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics