"HyperFlow: A Processor Architecture for Nonmalleable, Timing-Safe ..."

Andrew Ferraiuolo et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3243734.3243743

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccs/FerraiuoloZMS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccs/FerraiuoloZMS18
Andrew Ferraiuolo, Mark Zhao, Andrew C. Myers, G. Edward Suh:
HyperFlow: A Processor Architecture for Nonmalleable, Timing-Safe Information Flow Security. CCS 2018: 1583-1600

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.