"Design of a low power network interface for Network on chip."

K. Swaminathan et al. (2013)

Details and statistics

DOI: 10.1109/CCECE.2013.6567787

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

a service of  Schloss Dagstuhl - Leibniz Center for Informatics