"Formal Verification of Hardware Synthesis."

Thomas Braibant, Adam Chlipala (2013)

Details and statistics

DOI: 10.1007/978-3-642-39799-8_14

access: open

type: Conference or Workshop Paper

metadata version: 2018-10-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics