"A fault tolerant cache architecture for sub 500mV operation: resizable ..."

Avesta Sasan et al. (2009)

Details and statistics

DOI: 10.1145/1629395.1629431

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics