"Temperature-Aware Evaluation and Mitigation of Logic Soft Errors Under ..."

Warin Sootkaneung, Sasithorn Chookaew, Suppachai Howimanporn (2021)

> Home

Details and statistics

DOI: 10.1109/ATS52891.2021.00018

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ats/SootkaneungCH21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/SootkaneungCH21
Warin Sootkaneung, Sasithorn Chookaew, Suppachai Howimanporn:
Temperature-Aware Evaluation and Mitigation of Logic Soft Errors Under Circuit Variations. ATS 2021: 31-36

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.