"Synthesis of Sequential Circuits with Clock Control to Improve Testability."

Kent L. Einspahr, Shashank K. Mehta, Sharad C. Seth (1998)

Details and statistics

DOI: 10.1109/ATS.1998.741659

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics