"Formal design of an asynchronous DSP counterflow pipeline: a case study in ..."

Mark B. Josephs et al. (1994)

Details and statistics

DOI: 10.1109/ASYNC.1994.656313

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics