"A 21-Gb/s, 0.96-pJ/bit serial receiver with non-50% duty-cycle clocking ..."

Yang You et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2015.7387469

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/YouCWC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/YouCWC15
Yang You, Sudipto Chakraborty, Rui Wang, Jinghong Chen:
A 21-Gb/s, 0.96-pJ/bit serial receiver with non-50% duty-cycle clocking 1-tap decision feedback equalizer in 65nm CMOS. A-SSCC 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.