"Fractional-N DPLL based low power clocking architecture for 1-14 Gb/s ..."

Masum Hossain et al. (2016)

Details and statistics

DOI: 10.1109/ASSCC.2016.7844142

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics