"An 8.3% Efficiency 96-134 GHz CMOS Frequency Doubler Using Distributed ..."

Shilei Hao et al. (2020)

> Home

Details and statistics

DOI: 10.1109/A-SSCC48613.2020.9336113

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/HaoTDDD0GC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/HaoTDDD0GC20
Shilei Hao, Yiwu Tang, Xuan Ding, Li Du, Yuan Du, Adrian Tang, Qun Jane Gu, Mau-Chung Frank Chang:
An 8.3% Efficiency 96-134 GHz CMOS Frequency Doubler Using Distributed Amplifier and Nonlinear Transmission Line. A-SSCC 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.