"A 0.35-0.8V 8b 0.5-35MS/s 2bit/step extremely-low power SAR ADC."

Kentaro Yoshioka et al. (2013)

Details and statistics

DOI: 10.1109/ASPDAC.2013.6509581

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics