"Low-power design of sequential circuits using a quasi-synchronous derived ..."

Xunwei Wu et al. (2000)

> Home

Details and statistics

DOI: 10.1145/368434.368672

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-12

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WuWPW00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WuWPW00
Xunwei Wu, Jian Wei, Massoud Pedram, Qing Wu:
Low-power design of sequential circuits using a quasi-synchronous derived clock. ASP-DAC 2000: 345-350

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.