"A novel layout automation flow to facilitate test chip design for standard ..."

Ludan Yang et al. (2017)

Details and statistics

DOI: 10.1109/ASICON.2017.8252418

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-28

a service of  Schloss Dagstuhl - Leibniz Center for Informatics