"A high-efficient and accurate fault model aiming at FPGA-based AES ..."

Nan Liao et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASICON.2015.7517030

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/LiaoCWLNYC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/LiaoCWLNYC15
Nan Liao, Xiaoxin Cui, Tian Wang, Kai Liao, Yewen Ni, Dunshan Yu, Xiaole Cui:
A high-efficient and accurate fault model aiming at FPGA-based AES cryptographic applications. ASICON 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.