"Lateral asynchronous and vertical synchronous 3D Network on Chip with ..."

Yuxiang Fu et al. (2015)

Details and statistics

DOI: 10.1109/ASICON.2015.7517184

access: closed

type: Conference or Workshop Paper

metadata version: 2020-01-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics