"Via-Aware Global Routing for Good VLSI Manufacturability and High Yield."

Yang Yang et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ASAP.2005.67

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/asap/YangJHHZHY05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/YangJHHZHY05
Yang Yang, Tong Jing, Xianlong Hong, Yu Hu, Qi Zhu, Xiaodong Hu, Guiying Yan:
Via-Aware Global Routing for Good VLSI Manufacturability and High Yield. ASAP 2005: 198-203

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.