"FPGA based processor in the loop analysis of variable reluctance machine ..."

Mircea Ruba et al. (2016)

> Home

Details and statistics

DOI: 10.1109/AQTR.2016.7501375

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aqtr/RubaNHM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aqtr/RubaNHM16
Mircea Ruba, Hunor Nagy, Horia Hedesiu, Claudia Martis:
FPGA based processor in the loop analysis of variable reluctance machine with speed control. AQTR 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.