Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"An efficient VLSI architecture for discrete wavelet transform."

Chih-Hsien Hsia, Jia-Hao Yang, Weihua Wang (2015)

> Home

Details and statistics

DOI: 10.1109/APSIPA.2015.7415359

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apsipa/HsiaYW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apsipa/HsiaYW15
Chih-Hsien Hsia, Jia-Hao Yang, Weihua Wang:
An efficient VLSI architecture for discrete wavelet transform. APSIPA 2015: 684-687

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.