"A 2.6-GHz I/O Buffer for DDR4 & DDR5 SDRAMs in 16-nm FinFET CMOS Process."

Jhih-Ying Ke et al. (2023)

Details and statistics

DOI: 10.1109/APCCAS60141.2023.00068

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-10

a service of  Schloss Dagstuhl - Leibniz Center for Informatics